 |
|
| If you can't view the Datasheet, Please click here to try to view without PDF Reader . |
|
|
|
| If you can't view the Datasheet, Please click here to try to view without PDF Reader . |
|
|
| Datasheet File OCR Text: |
| CD4049UB, CD4050B Semiconductor August 1998 File Number 926.2 CMOS Hex Buffer/Converters The Harris CD4049UB and CD4050B are inverting and non-inverting hex buffers, respectively, and feature logiclevel conversion using only one supply voltage (VCC). The input-signal high level (VIH) can exceed the VCC supply voltage when these devices are used for logic-level conversions. These devices are intended for use as CMOS to DTL/TTL converters and can drive directly two DTL/TTL loads. (VCC = 5V, VOL 0.4V, and IOL 3.3mA.) The CD4049UB and CD4050B are designated as replacements for CD4009UB and CD4010B, respectively. Because the CD4049UB and CD4050B require only one power supply, they are preferred over the CD4009UB and CD4010B and should be used in place of the CD4009UB and CD4010B in all inverter, current driver, or logic-level conversion applications. In these applications the CD4049UB and CD4050B are pin compatible with the CD4009UB and CD4010B respectively, and can be substituted for these devices in existing as well as in new designs. Terminal No. 16 is not connected internally on the CD4049UB or CD4050B, therefore, connection to this terminal is of no consequence to circuit operation. For applications not requiring high sink-current or voltage conversion, the CD4069UB Hex Inverter is recommended. Features * CD4049UB Inverting * CD4050B Non-Inverting * High Sink Current for Driving 2 TTL Loads * High-To-Low Level Logic Conversion * 100% Tested for Quiescent Current at 20V * Maximum Input Current of 1A at 18V Over Full Package Temperature Range; 100nA at 18V and 25oC * 5V, 10V and 15V Parametric Ratings [ /Title (CD40 49UB, CD405 0B) /Subject (CMO S Hex Buffer/ Converters) /Autho r () /Keywords (Harris Semiconductor, CD400 0, metal gate, CMOS Applications * CMOS to DTL/TTL Hex Converter * CMOS Current "Sink" or "Source" Driver * CMOS High-To-Low Logic Level Converter Ordering Information PART NUMBER CD4049UBE CD4050BE CD4049UBF CD4050BF CD4050BM TEMP. RANGE (oC) -55 to 125 -55 to 125 -55 to 125 -55 to 125 -55 to 125 PACKAGE 16 Ld PDIP 16 Ld PDIP 16 Ld CERDIP 16 Ld CERDIP 16 Ld SOIC PKG. NO. E16.3 E16.3 F16.3 F16.3 M16.3 NOTE: Wafer and die for this part number is available which meets all electrical specifications. Please contact your local sales office or Harris customer service for ordering information. Pinouts CD4049UB (PDIP, CERDIP) TOP VIEW VCC 1 G=A 2 A3 H=B 4 B5 I=C 6 C7 VSS 8 16 NC 15 L = F 14 F 13 NC 12 K = E 11 E 10 J = D 9D CD4050B (PDIP, CERDIP, SOIC) TOP VIEW VCC 1 G=A 2 A3 H=B 4 B5 I=C 6 C7 VSS 8 16 NC 15 L = F 14 F 13 NC 12 K = E 11 E 10 J = D 9D 1 CAUTION: These devices are sensitive to electrostatic discharge; follow proper IC Handling Procedures. Copyright (c) Harris Corporation 1998 CD4049UB, CD4050B Functional Block Diagrams CD4049UB CD4050B A 3 2 G=A A 3 2 G=A B 5 4 H=B B 5 4 H=B C 7 6 I=C C 7 6 I=C D 9 10 J=D D 9 10 J=D E 11 12 K=E E 11 12 K=E F VCC VSS 14 1 8 15 L=F F VCC VSS 14 1 8 15 L=F NC = 13 NC = 16 NC = 13 NC = 16 Schematic Diagrams VCC VCC P R IN N OUT IN R P P OUT N N VSS VSS FIGURE 1A. SCHEMATIC DIAGRAM OF CD4049UB, 1 OF 6 IDENTICAL UNITS FIGURE 1B. SCHEMATIC DIAGRAM OF CD4050B, 1 OF 6 IDENTICAL UNITS 2 CD4049UB, CD4050B Absolute Maximum Ratings Supply Voltage (V+ to V-). . . . . . . . . . . . . . . . . . . . . . . -0.5V to 20V DC Input Voltage . . . . . . . . . . . . . . . . . . . . . . . . -0.5V to VDD +0.5V DC Input Current, Any One Input. . . . . . . . . . . . . . . . . . . . . . 10mA Thermal Information Thermal Resistance (Typical, Note 1) JA (oC/W) JC (oC/W) PDIP Package . . . . . . . . . . . . . . . . . . . 90 N/A CERDIP Package. . . . . . . . . . . . . . . . . 130 55 SOIC Package . . . . . . . . . . . . . . . . . . . 100 N/A Maximum Junction Temperature (Plastic Package) . . . . . . . .150oC Maximum Storage Temperature Range . . . . . . . . . . -65oC to 150oC Maximum Lead Temperature (Soldering 10s) . . . . . . . . . . . . .265oC (SOIC - Lead Tips Only) Operating Conditions Temperature Range . . . . . . . . . . . . . . . . . . . . . . . . . -55oC to 125oC CAUTION: Stresses above those listed in "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress only rating and operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. NOTE: 1. JA is measured with the component mounted on an evaluation PC board in free air. DC Electrical Specifications LIMITS AT INDICATED TEMPERATURE (oC) TEST CONDITIONS PARAMETER Quiescent Device Current IDD (Max) VO (V) Output Low (Sink) Current IOL (Min) 0.4 0.4 0.5 1.5 Output High (Source) Current IOH (Min) 4.6 2.5 9.5 13.5 Out Voltage Low Level VOL (Max) Output Voltage High Level VOH (Min) Input Low Voltage, VIL (Max) CD4049UB 4.5 9 13.5 Input Low Voltage, VIL (Max) CD4050B 0.5 1 1.5 Input High Voltage, VIH Min CD4049UB 0.5 1 1.5 VIN (V) 0,5 0,10 0,15 0,20 0,5 0,5 0,10 0,15 0,5 0,5 0,10 0,15 0,5 0,10 0,15 0,5 0,10 0,15 VCC (V) 5 10 15 20 4.5 5 10 15 5 5 10 15 5 10 5 5 10 15 5 10 15 5 10 15 5 10 15 -55 1 2 4 20 3.3 4 10 26 -0.81 -2.6 -2.0 -5.2 0.05 0.05 0.05 4.95 9.95 14.95 1 2 2.5 1.5 3 4 4 8 12.5 -40 1 2 4 20 3.1 3.8 9.6 25 -0.73 -2.4 -1.8 -4.8 0.05 0.05 0.05 4.95 9.95 14.95 1 2 2.5 1.5 3 4 4 8 12.5 85 30 60 120 600 2.1 2.9 6.6 20 -0.58 -1.9 -1.35 -3.5 0.05 0.05 0.05 4.95 9.95 14.95 1 2 2.5 1.5 3 4 4 8 12.5 125 30 60 120 600 1.8 2.4 5.6 18 -0.48 -1.55 -1.18 -3.1 0.05 0.05 0.05 4.95 9.95 14.95 1 2 2.5 1.5 3 4 4 8 12.5 MIN 2.6 3.2 8 24 -0.65 -2.1 -1.65 -4.3 4.95 9.95 14.95 4 8 12.5 25 TYP 0.02 0.02 0.02 0.04 5.2 6.4 16 48 -1.2 -3.9 -3.0 -8.0 0 0 0 5 10 15 MAX 1 2 4 20 0.05 0.05 0.05 1 2 2.5 1.5 3 4 UNITS A A A A mA mA mA mA mA mA mA mA V V V V V V V V V V V V V V V 3 CD4049UB, CD4050B DC Electrical Specifications (Continued) LIMITS AT INDICATED TEMPERATURE (oC) TEST CONDITIONS PARAMETER Input High Voltage, VIH Min CD4050B VO (V) 4.5 9 13.5 Input Current, IIN Max VIN (V) 0,18 VCC (V) 5 10 15 18 -55 3.5 7 11 0.1 -40 3.5 7 11 0.1 85 3.5 7 11 1 125 3.5 7 11 1 MIN 3.5 7 11 25 TYP 10-5 MAX 0.1 UNITS V V V A AC Electrical Specifications PARAMETER Propagation Delay Time Low to High, tPLH CD4049UB TA = 25oC, Input tr , tf = 20ns, CL = 50pF, RL = 200k TEST CONDITIONS VIN 5 10 10 15 15 VCC 5 10 5 15 5 5 10 5 15 5 5 10 5 15 5 5 10 5 15 5 5 10 15 5 10 15 LIMITS (ALL PACKAGES) TYP 60 32 45 25 45 70 40 45 30 40 32 20 15 15 10 55 22 50 15 50 80 40 30 30 20 15 15 5 MAX 120 65 90 50 90 140 80 90 60 80 65 40 30 30 20 110 55 100 30 100 160 80 60 60 40 30 22.5 7.5 UNITS ns ns ns ns ns ns ns ns ns ns ns ns ns ns ns ns ns ns ns ns ns ns ns ns ns ns pF pF Propagation Delay Time Low to High, tPLH CD4050B 5 10 10 15 15 Propagation Delay Time High to Low, tPHL CD4049UB 5 10 10 15 15 Propagation Delay Time High to Low, tPHL CD4050B 5 10 10 15 15 Transition Time, Low to High, tTLH 5 10 15 Transition Time, High to Low, tTHL 5 10 15 Input Capacitance, CIN CD4049UB Input Capacitance, CIN CD4050B - 4 CD4049UB, CD4050B Typical Performance Curves TA = 25oC SUPPLY VOLTAGE (VCC) = 5V VO , OUTPUT VOLTAGE (V) 5 4 MINIMUM 3 2 1 MAXIMUM VO , OUTPUT VOLTAGE (V) 5 4 3 2 1 MINIMUM MAXIMUM TA = 25oC SUPPLY VOLTAGE (VCC) = 5V 0 1 2 3 4 0 1 2 3 4 VI , INPUT VOLTAGE (V) VI , INPUT VOLTAGE (V) FIGURE 2. MINIMUM AND MAXIMUM VOLTAGE TRANSFER CHARACTERISTICS FOR CD4049UB FIGURE 3. MINIMUM AND MAXIMUM VOLTAGE TRANSFER CHARACTERISTICS FOR CD4050B IOL, OUTPUT LOW (SINK) CURRENT (mA) IOL, OUTPUT LOW (SINK) CURRENT (mA) TA = 25oC 70 60 50 40 30 GATE TO SOURCE VOLTAGE (VGS) = 5V 20 10 15V 10V TA = 25oC 70 60 50 40 30 20 GATE TO SOURCE VOLTAGE (VGS) = 5V 10 15V 10V 0 1 2 3 4 5 6 7 8 0 1 2 3 4 5 6 7 8 VDS , DRAIN TO SOURCE VOLTAGE (V) VDS , DRAIN TO SOURCE VOLTAGE (V) FIGURE 4. TYPICAL OUTPUT LOW (SINK) CURRENT CHARACTERISTICS VDS, DRAIN TO SOURCE VOLTAGE (V) -8 TA = 25oC OUTPUT HIGH (SOURCE) CURRENT CHARACTERISTICS -5 GATE TO SOURCE VOLTAGE VGS = -5V -10 -15 -20 -25 -10V -30 -15V -35 -7 -6 -5 -4 -3 -2 -1 0 FIGURE 5. MINIMUM OUTPUT LOW (SINK) CURRENT DRAIN CHARACTERISTICS VDS, DRAIN TO SOURCE VOLTAGE (V) -8 -7 -6 -5 -4 -3 -2 TA = 25oC -5 VGS = -5V -10V -15V -25 -30 -35 -10 -15 -20 OUTPUT HIGH (SOURCE) GATE TO SOURCE VOLTAGE CURRENT CHARACTERISTICS -1 0 FIGURE 6. TYPICAL OUTPUT HIGH (SOURCE) CURRENT CHARACTERISTICS FIGURE 7. MINIMUM OUTPUT HIGH (SOURCE) CURRENT CHARACTERISTICS 5 CD4049UB, CD4050B Typical Performance Curves (Continued) 10 VO, OUTPUT VOLTAGE (V) VO, OUTPUT VOLTAGE (V) 9 8 7 6 5 4 3 2 1 0 0 1 2 3 4 5 6 7 8 9 10 VI , INPUT VOLTAGE (V) 125oC -55oC VCC = 5V TA = -55oC 125oC SUPPLY VOLTAGE VCC = 10V 10 9 8 7 6 5 4 3 2 1 0 0 1 2 3 4 5 6 7 8 9 10 VI , INPUT VOLTAGE (V) 125oC -55oC VCC = 5V TA = -55oC 125oC SUPPLY VOLTAGE VCC = 10V FIGURE 8. TYPICAL VOLTAGE TRANSFER CHARACTERISTICS AS A FUNCTION OF TEMPERATURE FOR CD4049UB 105 FIGURE 9. TYPICAL VOLTAGE TRANSFER CHARACTERISTICS AS A FUNCTION OF TEMPERATURE FOR CD4050B POWER DISSIPATION PER INVERTER (W) POWER DISSIPATION PER INVERTER (W) TA = 25oC VC C 5 =1 V TA = 25oC 105 104 15V; 1MHz 15V; 100kHz 10V; 100kHz 15V; 10kHz 10V; 10kHz 15V; 1kHz 10 V V 10 5V 104 P Y PL E AG LT VO 103 SU 103 102 102 10 10 LOAD CAPACITANCE CL = 50pF (11pF FIXTURE + 39pF EXT) CL = 15pF (11pF FIXTURE + 4pF EXT) 102 103 104 f, INPUT FREQUENCY (kHz) 105 10 SUPPLY VOLTAGE VCC = 5V FREQUENCY (f) = 10kHz 10 102 103 104 105 106 107 tr, tf , INPUT RISE AND FALL TIME (ns) 108 FIGURE 10. TYPICAL POWER DISSIPATION vs FREQUENCY CHARACTERISTICS 106 105 104 103 102 10 FIGURE 11. TYPICAL POWER DISSIPATION vs INPUT RISE AND FALL TIMES PER INVERTER FOR CD4049UB POWER DISSIPATION PER INVERTER (W) TA = 25oC 15V; 1MHz 15V; 100kHz 10V; 100kHz 15V; 10kHz 10V; 10kHz 15V; 1kHz SUPPLY VOLTAGE VCC = 5V FREQUENCY (f) = 10kHz 1 10 102 103 104 105 106 107 tr, tf , INPUT RISE AND FALL TIME (ns) 108 FIGURE 12. TYPICAL POWER DISSIPATION vs INPUT RISE AND FALL TIMES PER INVERTERFOR CD4050B 6 CD4049UB, CD4050B Test Circuits VCC INPUTS INPUTS VIH VSS VCC VCC OUTPUTS + DVM VIL IDD VSS VSS NOTE: Test any one input with other inputs at VCC or VSS. FIGURE 13. QUIESCENT DEVICE CURRENT TEST CIRCUIT FIGURE 14. INPUT VOLTAGE TEST CIRCUIT CMOS 10V LEVEL TO DTL/TTL 5V LEVEL VCC = 5V VCC INPUTS VCC I VSS VSS 10V = VIH 0 = VIL VSS OUTPUTS COS/MOS IN CD4049 INPUTS 5V = VOH 0 = VOL OUTPUT TO DTL/TTL NOTE: Measure inputs sequentially, to both VCC and VSS connect all unused inputs to either VCC or VSS. FIGURE 15. INPUT CURRENT TEST CIRCUIT In Terminal - 3, 5, 7, 9, 11, or 14 Out Terminal - 2, 4, 6, 10, 12 or 15 VCC Terminal - 1 VSS Terminal - 8 FIGURE 16. LOGIC LEVEL CONVERSION APPLICATION VDD 0.1F 500F I 10kHz, 100kHz, 1MHz CL INCLUDES FIXTURE CAPACITANCE FIGURE 17. DYNAMIC POWER DISSIPATION TEST CIRCUITS 7 CD4049UB CL 1 2 3 4 5 6 7 8 16 15 14 13 12 11 10 9 CD4049UB, CD4050B Dual-In-Line Plastic Packages (PDIP) N E1 INDEX AREA 12 3 N/2 E16.3 (JEDEC MS-001-BB ISSUE D) 16 LEAD DUAL-IN-LINE PLASTIC PACKAGE INCHES SYMBOL -B- MILLIMETERS MIN 0.39 2.93 0.356 1.15 0.204 18.66 0.13 7.62 6.10 MAX 5.33 4.95 0.558 1.77 0.355 19.68 8.25 7.11 NOTES 4 4 8, 10 5 5 6 5 6 7 4 9 Rev. 0 12/93 MIN 0.015 0.115 0.014 0.045 0.008 0.735 0.005 0.300 0.240 MAX 0.210 0.195 0.022 0.070 0.014 0.775 0.325 0.280 A E A2 L A C L -AD BASE PLANE SEATING PLANE D1 B1 B 0.010 (0.25) M D1 A1 A1 A2 -C- B B1 C D D1 E eA eC C e C A BS eB NOTES: 1. Controlling Dimensions: INCH. In case of conflict between English and Metric dimensions, the inch dimensions control. 2. Dimensioning and tolerancing per ANSI Y14.5M-1982. 3. Symbols are defined in the "MO Series Symbol List" in Section 2.2 of Publication No. 95. 4. Dimensions A, A1 and L are measured with the package seated in JEDEC seating plane gauge GS-3. 5. D, D1, and E1 dimensions do not include mold flash or protrusions. Mold flash or protrusions shall not exceed 0.010 inch (0.25mm). 6. E and eA are measured with the leads constrained to be perpendicular to datum -C- . 7. eB and eC are measured at the lead tips with the leads unconstrained. eC must be zero or greater. 8. B1 maximum dimensions do not include dambar protrusions. Dambar protrusions shall not exceed 0.010 inch (0.25mm). 9. N is the maximum number of terminal positions. 10. Corner leads (1, N, N/2 and N/2 + 1) for E8.3, E16.3, E18.3, E28.3, E42.6 will have a B1 dimension of 0.030 - 0.045 inch (0.76 - 1.14mm). E1 e eA eB L N 0.100 BSC 0.300 BSC 0.115 16 0.430 0.150 2.54 BSC 7.62 BSC 2.93 16 10.92 3.81 8 CD4049UB, CD4050B Ceramic Dual-In-Line Frit Seal Packages (CERDIP) c1 -A-DBASE METAL E b1 M -Bbbb S BASE PLANE SEATING PLANE S1 b2 b ccc M C A - B S AA C A-B S D Q -CA L DS M (b) SECTION A-A (c) LEAD FINISH F16.3 MIL-STD-1835 GDIP1-T16 (D-2, CONFIGURATION A) 16 LEAD CERAMIC DUAL-IN-LINE FRIT SEAL PACKAGE INCHES SYMBOL A b b1 b2 b3 c MIN 0.014 0.014 0.045 0.023 0.008 0.008 0.220 MAX 0.200 0.026 0.023 0.065 0.045 0.018 0.015 0.840 0.310 MILLIMETERS MIN 0.36 0.36 1.14 0.58 0.20 0.20 5.59 MAX 5.08 0.66 0.58 1.65 1.14 0.46 0.38 21.34 7.87 NOTES 2 3 4 2 3 5 5 6 7 2, 3 8 Rev. 0 4/94 eA c1 D E e eA eA/2 L Q S1 e DS eA/2 c 0.100 BSC 0.300 BSC 0.150 BSC 0.125 0.015 0.005 90o 16 0.200 0.060 105o 0.015 0.030 0.010 0.0015 2.54 BSC 7.62 BSC 3.81 BSC 3.18 0.38 0.13 90o 16 5.08 1.52 105o 0.38 0.76 0.25 0.038 aaa M C A - B S D S NOTES: 1. Index area: A notch or a pin one identification mark shall be located adjacent to pin one and shall be located within the shaded area shown. The manufacturer's identification shall not be used as a pin one identification mark. 2. The maximum limits of lead dimensions b and c or M shall be measured at the centroid of the finished lead surfaces, when solder dip or tin plate lead finish is applied. 3. Dimensions b1 and c1 apply to lead base metal only. Dimension M applies to lead plating and finish thickness. 4. Corner leads (1, N, N/2, and N/2+1) may be configured with a partial lead paddle. For this configuration dimension b3 replaces dimension b2. 5. This dimension allows for off-center lid, meniscus, and glass overrun. 6. Dimension Q shall be measured from the seating plane to the base plane. 7. Measure dimension S1 at all four corners. 8. N is the maximum number of terminal positions. 9. Dimensioning and tolerancing per ANSI Y14.5M - 1982. 10. Controlling dimension: INCH. aaa bbb ccc M N 9 CD4049UB, CD4050B Small Outline Plastic Packages (SOIC) N INDEX AREA E -B1 2 3 SEATING PLANE -AD -CA h x 45o H 0.25(0.010) M BM M16.3 (JEDEC MS-013-AA ISSUE C) 16 LEAD WIDE BODY SMALL OUTLINE PLASTIC PACKAGE INCHES SYMBOL A L MILLIMETERS MIN 2.35 0.10 0.33 0.23 10.10 7.40 MAX 2.65 0.30 0.51 0.32 10.50 7.60 NOTES 9 3 4 5 6 7 8o Rev. 0 12/93 MIN 0.0926 0.0040 0.013 0.0091 0.3977 0.2914 MAX 0.1043 0.0118 0.0200 0.0125 0.4133 0.2992 A1 B C D E A1 0.10(0.004) C e H h L N 0.050 BSC 0.394 0.010 0.016 16 0o 8o 0.419 0.029 0.050 1.27 BSC 10.00 0.25 0.40 16 0o 10.65 0.75 1.27 e B 0.25(0.010) M C AM BS NOTES: 1. Symbols are defined in the "MO Series Symbol List" in Section 2.2 of Publication Number 95. 2. Dimensioning and tolerancing per ANSI Y14.5M-1982. 3. Dimension "D" does not include mold flash, protrusions or gate burrs. Mold flash, protrusion and gate burrs shall not exceed 0.15mm (0.006 inch) per side. 4. Dimension "E" does not include interlead flash or protrusions. Interlead flash and protrusions shall not exceed 0.25mm (0.010 inch) per side. 5. The chamfer on the body is optional. If it is not present, a visual index feature must be located within the crosshatched area. 6. "L" is the length of terminal for soldering to a substrate. 7. "N" is the number of terminal positions. 8. Terminal numbers are shown for reference only. 9. The lead width "B", as measured 0.36mm (0.014 inch) or greater above the seating plane, shall not exceed a maximum value of 0.61mm (0.024 inch) 10. Controlling dimension: MILLIMETER. Converted inch dimensions are not necessarily exact. 10 |
Price & Availability of CD4050BE
 |
|
|
|
|
All Rights Reserved © IC-ON-LINE 2003 - 2022 |
| [Add Bookmark] [Contact Us] [Link exchange] [Privacy policy] |
|
Mirror Sites : [www.datasheet.hk]
[www.maxim4u.com] [www.ic-on-line.cn]
[www.ic-on-line.com] [www.ic-on-line.net]
[www.alldatasheet.com.cn]
[www.gdcy.com]
[www.gdcy.net] |